

**METHODS FOR ANALYZING INTEGRATED CIRCUITS AND**  
**APPARATUS THEREFOR**

**Field of the Invention**

5        The present invention is related to the field of integrated circuit design and more particularly to methods for analyzing integrated circuits.

**Related Art**

10        Increasing demand for portable and other wireless devices has created a greater need for circuits with very low stand-by leakage current. Typically, lower power is achieved through the use of lower supplier voltages. Due to this lower supply voltage, power conscious designers have begun to utilize dual threshold voltage ( $V_t$ ) transistor designs. In a dual  $V_t$  circuit, transistors can have either a high or low threshold voltage characteristic. Low  $V_t$  devices have approximately twice the switching speed of high  $V_t$  devices, but they contribute a leakage power that is several orders of magnitude higher along with a slightly higher capacitance. In order to meet both the leakage and performance requirements of portable devices, a mixture of low and high  $V_t$  devices can be used. Unfortunately, conventional design methodologies cannot provide a method for determining which of the transistors in an integrated circuit will be designed as low  $V_t$  devices and which will be designed as high  $V_t$  devices. It is highly desirable to implement a method for automatically selecting an optimal  $V_t$  mixture such that all design constraints are met.

25        Another issue in designing a circuit for portable devices and in performing leakage current optimization is efficiently determining an accurate leakage current of the circuit. Leakage current analysis is complicated due to

the highly non-linear behavior of the drain current of a device with respect to source/drain voltages. Several simple models for subthreshold operation have been in use, but they do not provide good accuracy. Also, SPICE-like simulation using non-linear models can be used to obtain leakage current estimates, but it is very computationally expensive, and becomes infeasible for evaluation of large circuits.

### Brief Description of the Drawings

The present invention is illustrated by way of example and not limitation in the accompanying figures, in which like references indicate similar elements, and in which:

FIG 1 is a flow diagram of a method for selecting threshold voltages for transistors within an integrated circuit;

FIGs 2A and 2B illustrate total area and total leakage as a function of delay for an integrated circuit implemented with varying ratios of low threshold transistors to high threshold voltage transistors, according to embodiments of the present invention;

FIG 3 is a flow diagram illustrating a method of calculating the average leakage current of an integrated circuit according to one embodiment of the invention;

FIG 4 is a flow diagram illustrating a method of determining the dominant logic states of a portion of an integrated circuit according to one embodiment of the invention;

FIGs 5A and 5B illustrate a three input NAND gate and a graphical representation of the NAND gate;

FIG 5C is a table indicating leakage current and the transistors that have leakage current for each of the possible states of the NAND gate of FIGs 5A and 5B;

FIG 6 is a circuit diagram of a DC-connected component (DCC) of an integrated circuit;

FIGs 7A, 7B, 7C, and 7D are successive graphical representations illustrating a method for determining a dominant logic state of the DCC of FIG 6;

FIG 8 is a flow diagram of a method for calculating the leakage current of a dominant logic state of a DCC.

Skilled artisans appreciate that elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help improve the understanding of the embodiments of the present invention.

## Detailed Description

Generally speaking, embodiments of the present invention contemplate methods of improving integrated circuit performance. More specifically, performance is improved in one embodiment of the invention by optimizing the mix and size of transistors having a first threshold voltage ( $V_t$ ) and transistors having a second  $V_t$  in an integrated circuit fabricated with a dual  $V_t$  fabrication process. (For purposes of this invention, a dual  $V_t$  process refers to a process that produces dual n-channel  $V_t$ 's as well as dual p-channel  $V_t$ 's). In some embodiments of the invention, one or more of the methods described below may be implemented as computer software in which computer executable instructions are encoded on a computer readable medium. Typically, the computer readable medium is a storage device or memory facility such as a floppy diskette, CD-ROM, DVD, hard diskette, or a ROM or RAM device.

Referring to FIG 1, a method 100 of improving the performance of an integrated circuit according to one embodiment of the invention is illustrated. In the depicted method, it is assumed that a circuit model, such as a hardware description language (HDL) model, exists for the circuit under consideration. In the existing circuit model, some of the transistors may be high  $V_t$  transistors and others may be low  $V_t$  transistors. In one embodiment, high  $V_t$  transistors may refer to those having a  $V_t$  of approximately 0.48 Volts, while low  $V_t$  transistors may refer to those having a  $V_t$  of approximately 0.33 Volts. Alternate embodiments may use different  $V_t$  values where a high  $V_t$  refers to a  $V_t$  that is high relative to the low  $V_t$ .

The performance of the circuit is determined in block 102 using any of a variety of simulation or analysis tools. Typically, performance is characterized

by one or more metrics such as the speed at which the integrated circuit operates and the standby currents of the circuit. The determined performance is then compared to a set of predetermined constraints in block 104. These performance constraints may include maximum die size constraints, maximum delay constraints, and maximum standby current constraints. If the constraints are met, no additional modifications or refinements of the circuit are required and the method is terminated. If one or more constraints are not met, however, the optimization flow is continued.

The embodiments described herein can also be applied to the circuit where the constraints are already met. In such case, the performance is further improved and the optimization flow terminates when no more improvement can be obtained for the circuit.

After the performance of the circuit model is determined, an iterative process is initiated in which at least one transistor in the circuit model is selected and modified from a transistor with the first  $V_t$  to a transistor with the second  $V_t$ . In one embodiment, for example, the initial circuit is implemented with a total area (sum of all transistor widths) equal to a predetermined area constraint, assuming all transistors are fabricated as high  $V_t$  transistors. In this example, at least one of the high  $V_t$  transistors would be changed to a low  $V_t$  transistor. After altering the  $V_t$  of one or more of the transistors, a value is calculated. The value is typically based at least in part on circuit delay (speed) and leakage (standby current) obtained with the modified circuit (i.e., the circuit containing the one or more low  $V_t$  transistors).

For the embodiment depicted in FIG 1, the calculated value (as shown in block 106) indicates the ratio of change in delay ( $\Delta T$ ) to the change in circuit leakage ( $\Delta I$ ) obtained by lowering the  $V_t$  of a particular transistor in the circuit

000000-45000000

model. A relatively high ratio would indicate that a relatively large decrease in delay was obtained for a relatively modest increase in leakage. Block 106 may be repeated for each transistor in the circuit model (or subset of the circuit model), thereby resulting in the generation of a set of values. Each value  
5 indicates the cost/benefit ratio of implementing a corresponding transistor in the circuit model as a low  $V_t$  transistor (where the cost of a lower  $V_t$  is increased leakage current and the benefit is reduced circuit delay). In block 108, the set of values generated in block 106 is used to select the transistor (or transistors) that provides the best cost/benefit ratio (*e.g.*, the transistor with the  
10 largest  $\Delta T/\Delta I$  ratio). The  $V_t$  of the selected transistor is then set in the circuit model to the second (lower)  $V_t$  level.

After the  $V_t$  of a selected transistor is set to the second  $V_t$  level in block 108, the depicted embodiment of method 100 resizes one or more transistors affected by the  $V_t$  shift of the selected transistor. Obtaining maximum tradeoff  
15 between speed and leakage of a design requires simultaneous adjustment of device sizes and threshold voltages. If, in a well-balanced circuit, the  $V_t$  of a transistor on the critical path is lowered while keeping the transistor sizes fixed, the path will become unduly fast, thereby making the size sub-optimal. In addition, the gate capacitance of a transistor increases by approximately 8-  
20 10% as its  $V_t$  is lowered from 0.48 V to 0.33 V, thereby slowing other paths passing through this transistor's gate node. Setting a transistor to low  $V_t$  without subsequently adjusting transistor sizes in the circuit can actually degrade the performance of the circuit while increasing leakage.

Optimization of transistor sizing following a  $V_t$  modification in one  
25 embodiment of the invention includes determining (in block 110) the transistors within a "cone of influence" of the selected transistor (the transistor

whose  $V_t$  was altered in block 108). The cone of influence of a selected transistor may include all transistors within a specified number of stages of the selected transistor. If, for example, it is theorized that lowering the  $V_t$  of a selected transistor has a negligible effect on transistors that are more than four stages removed from the selected transistor, the cone of influence is four stages. Under this assumption, all transistors within four stages of the selected transistor are within the selected transistor's cone of influence. Typically, the depth of the cone of influence (i.e., the number of stages in the cone of influence) is a function of the change in threshold voltage and is typically less than or equal to four stages. After determining the transistors included within a selected transistor's cone of influence, the area of these transistors may then be reduced in block 112. A linear reduction gradient or other suitable tool may be employed to reduce the area of transistors in a given cone of influence in an automated fashion.

Alternate embodiments may use other methods for selecting transistors within the circuit to be reduced. For example, methods other than defining a cone of influence may be used to determine those transistors affected by the  $V_t$ -lowering of the selected transistor. Therefore, alternate methods may define larger or smaller regions of transistors that are affected, depending on the performance needs of the circuit.

Following the area reduction achieved in block 112, the circuit (as a whole) is then resized in block 114 to redistribute the area saved by the area reduction of block 112 in order to decrease the worst case delay in the circuit. In an embodiment in which the circuit must conform to a predetermined area, the re-sizing of the circuit in block 114 restores the circuit to the previous area (i.e., the area of the device prior to block 112). In an embodiment where there

is not a predetermined total area constraint, the resizing of block 114 may restore the area of the circuit to the previous area plus an additional amount specified by the user to achieve even more improved performance and further balance path delays in the circuit. The resizing of block 114 may be implemented with a delay/area sensitivity based size optimization tool that balances the delays of all timing paths thereby minimizing total circuit area for a given performance. While these tools typically focus initially on only obviously undersized devices that were affected during the reduction in block 112, all devices in the integrated circuit are candidates for resizing and thus, excess area is distributed across all critical timing paths.

Following the area redistribution in block 114, the performance of the circuit is again determined in block 102. The optimization iteration continues until the performance constraints are met.

In one embodiment, the total area of the integrated circuit is predetermined and the circuit sizing in block 114 restores the area of the circuit to this predetermined area. In this manner, the integrated circuit area remains constant as the performance is improved through threshold voltage lowering on selected transistors. This approach to performance improvement is graphically illustrated in FIG 2A, which plots the total area as a function of delay. The right most point of the plotted line represents the initial circuit model implemented with all transistors having the first (high)  $V_t$ . At each iteration, a transistor is selected for  $V_t$  lowering (block 108), thereby decreasing circuit delay while the circuit area remains unchanged. After reducing the  $V_t$  of a selected transistor, the resizing process includes initially decreasing the size of transistors (block 112) within the selected transistor's cone of influence (thereby resulting in a decrease in the total circuit area) and thereafter







depicted embodiment, the integrated circuit is initially partitioned into one or more DC-connected components (DCC's) as shown in block 302. A DCC is a component having a set of transistors coupled through a source or drain node from a power supply node. Each DCC is typically coupled to at least one power supply such as Vdd and is still more typically coupled to a second supply level such as ground (Vss or GND).

After partitioning the circuit model into a set of DCC's, probabilities may be assigned to each of the circuit model inputs. These input probabilities are then propagated (block 304) to calculate probabilities for the DCC inputs.

From these probabilities, the probability that a particular DCC is in a particular state can be calculated. However, alternate embodiments may choose not to assign these probabilities. For example, alternate embodiments may assume each state has a same probability. In this case, block 304 would be removed from flow 300.

Each DCC is then analyzed to determine its DLS's in block 306 (as described in greater detail below). For each DLS discovered in block 306, the leakage current for that DLS is calculated in block 308. The DCC average leakage current is then calculated in block 310 by weighing each of the calculated DLS leakage currents by the probability that the DCC will be in that DLS. (If no probabilities were calculated, block 310 could simply calculate the average DCC leakage current without regards to the state probabilities or under the assumption that the state probabilities are all the same.) The average leakage current for the circuit is then determined in block 312 by summing the calculated average current for each of the DCC's. By selectively evaluating only those states that contribute most significantly to the leakage current,

method 300 reduces the time required to calculate leakage current for a circuit without substantially reducing the accuracy or reliability of the estimate.

Turning now to FIG 4, a flow diagram illustrating a method 306 for determining a DLS of an integrated circuit according to one embodiment of the invention is presented. In the depicted embodiment, a DCC of the circuit is represented in a simplified fashion. Referring also to FIGs 6 and 7A, an exemplary circuit diagram and the corresponding simplified representation suitable for determining DLS's are presented for purposes of illustrating method 306. The circuit representation (FIG 7A) is used to determine a set of partition pairs  $S_i, T_i$  for  $i=0$  to  $N-1$  and  $N$  represents the number of minimum partitions into which the circuit can be divided. A minimum partition, as used herein, refers to a partition of the circuit in which the circuit includes two connected components, one of which contains a first power supply node and the other of which contains a second power supply node. In one embodiment, the first power supply node may be the Vdd node, while the second power supply node may be the ground node.

The initial partition pair ( $S_0, T_0$ ) may be defined as the partition in which  $S_0$  contains the Vdd node only and  $T_0$  contains all other nodes (including the ground node). This initial partition pair is constructed in block 402 and is indicated in FIG 7A by the notation  $S=\{VDD\}$ . This notation indicates that the set of minimum partition pairs includes a partition pair in which the S partition (the first partition) includes the Vdd node only. By definition of a minimum partition, the T partition (the second partition) contains all nodes not contained in the S partition. The set of minimum partitions is created (block 404) by iteratively moving nodes from the initial T partition to the S partition. Note that not all node groupings result in a

minimum partition. The node pairing {Vdd, Y} for example is not included in the set S of partitions that produce minimum partitions of the circuit because isolating nodes Vdd and Y would require dividing the circuit into three partitions (i.e., {Vdd, Y}, {X}, and {Z, GND}). FIG 7A illustrates that the set  
5 of minimum partitions is defined by the set of first partitions S where the elements of S are {Vdd}, {Vdd, X}, {Vdd, X, Y}, and {Vdd, X, Y, Z}. Thus, there are four minimum partitions of the circuit represented in FIG 7A. Each partition in the set of minimum partitions is a candidate as a dominant logic state (DLS).

10 To determine if a minimum partition qualifies as a DLS, a partial state is created (block 406) for the partition pair. The partial state represents the states of the inputs required to form the partition. By way of example, the partition pair of  $S=\{Vdd, X, Y\}$   $T=\{Z, GND\}$  is formed by removing from the FIG 7A circuit representation the edge corresponding to the N1 transistor. Removing  
15 an edge from the circuit representation means turning OFF the transistor corresponding to the edge. Since transistor N1 is an NMOS device and the gate of N1 is connected to node A (as seen in FIG 6), the partial state for this particular minimum partition is  $A=0$ . Having determined a partial state for the circuit, a graph of the DCC is constructed in block 408. Continuing with the  
20 example under consideration, the graph is then reduced (if possible) in block 410 by removing edges or merging nodes according to known inputs from the partial state.

In one embodiment, reducing the graph in block 410 includes merging two nodes if the nodes are connected by an edge whose corresponding  
25 transistor is logically ON when the partial state is asserted and if the corresponding transistor is of the correct type. For the S partition (the partition

containing the Vdd node), PMOS devices are of the correct type. For the T partition (the partition containing the GND node), NMOS devices are of the correct type. In the present example, the partial state of  $A=0$  will turn ON transistor P1. Since P1 is a PMOS device in the S partition (i.e., P1 is of the correct type), the two nodes connected by the P1 edge (Vdd and Y) may be merged thereby eliminating the P1 edge. The state of the circuit representation at this point is depicted in FIG 7B. Further reduction of the circuit representation is achieved after merging of the Vdd and Y nodes by removing any edge lying in a loop that has no edges in the path from Vdd to GND. As seen in FIG 7B, the P1, P2, and P3 are all part of loops that contain no edges in the Vdd to GND path. Thus, each of these edges can be removed thereby resulting in the circuit representation of FIG 7C.

Following the reduction of the circuit representation, a set of feasible inputs for the partial logic state is determined (block 412) for a transistor (edge) in the reduced representation whose input logic value is not defined. A feasible input is an input that will turn ON a transistor in the reduced representation without turning OFF any other transistor in the reduced representation. For the current example, a feasible assertion is  $B=1$  since this assertion will turn ON N2 without turning OFF any transistors in the reduced representation.

If a feasible assertion is determined, the partial state is updated (block 416) with the feasible input. Thus the partial state in the example becomes  $A=0, B=1$  (as illustrated in FIG 7C). After updating the partial state, the circuit representation is further reduced by repeating blocks 410 and 412. If no feasible inputs are possible following block 412 (i.e., the set of feasible inputs is empty as determined in block 414), all possible states of unknown inputs

000000-45808560

whose edges remain in the circuit representation are enumerated (block 418) and combined with the known partial state to form a set of DLS's. If A=1 is a partial state and no feasible input for B or C is possible, the list of DLS's would include all states where A=1 (i.e., 100, 101, 110, and 111). After enumerating values for unknown inputs to generate DLS's these new DLS's are added to the list of DLS's for the circuit. If, following assertion of a feasible input, the representation is fully reduced (i.e. the circuit representation includes only the Vdd node and the GND node), unknown inputs will be left undefined in the current DLS. In the present example, following assertion of the B=1 feasible input, the circuit representation is fully reduced thereby leaving the input C in an unknown state (as illustrated in FIG 7D). For this example, the DLS is the state 01X. Since the dominant logic states of a circuit are the primary contributors to the circuit's leakage, an estimate of the circuit's leakage can be calculated by calculating leakage of each dominant logic state.

One embodiment of the invention contemplates a method 308 for calculating the leakage current from a model of a DCC for a given DLS. FIG 8 is a flow diagram illustrating one embodiment of such a method. Initially, a graphical representation (such as the representations depicted in FIG 5B and FIG 7A) of a circuit is constructed in block 802 (similar to block 408) by replacing transistors with edges that connect the source and drain nodes of the transistor. The graph is reduced (block 804) according to the known input logic values in the DLS. The graph reduction is done in the same fashion as described above for block 410. Then, a first set of transistors including all the fully leaking transistors is determined (block 806). A fully leaking transistor is an OFF transistor that is connected between Vdd and GND (i.e., a transistor for which  $V_{gs} < V_t$  and  $V_{ds} \approx V_{dd}$ ). For each transistor in this first set of

transistors, a leakage value is calculated (block 808). In one embodiment, the leakage value for each transistor in the first set of transistors is determined from a lookup table where the lookup table contains pre-determined leakage values for various transistor sizes and threshold voltages. In one embodiment, the transistor width and  $V_t$  are used as inputs to the lookup table and the lookup table returns a leakage value. The use of a lookup table beneficially eliminates the need to use formal analytical tools to estimate leakage thereby reducing the time required to estimate leakage current. As a transistor's leakage is determined from the lookup table, the transistor's corresponding edge is removed from the graph. The leakage associated with each fully leaking transistor is added together to form an estimate of the leakage current attributable to the fully leaking transistors.

After leakage for each of the fully leaking transistors has been determined, leakage for the remaining transistors in the circuit may be calculated (block 810) using an analytical tool such as a Newton-Raphson technique for determining the roots of complex equations in order to determine the unknown node voltage ( $V_d$  or  $V_s$ ) of the remaining transistors. The leakage of each remaining transistor is then determined from a lookup table where the lookup table contains predetermined leakage values for various transistor sizes,  $V_{ds}$  values, and threshold voltages. The leakage determined for each of these remaining transistors is then added to the previously determined sum of leakage for the first set of transistors to obtain (block 812) an estimate of the total leakage for a DLS. Using this technique, an estimate of the circuit leakage for each DLS is then determined.

In the foregoing specification, the invention has been described with reference to specific embodiments. However, one of ordinary skill in the art



appreciates that various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of present invention.

Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature or element of any or all the claims. As used herein, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.